

FIG. 1




FIG. 2A




FIG. 2B

230,




FIG. 2C




FIG. 3A




FIG. 3B




FIG. 4

500 ~

Stress Voltage	Switch circuit 100	Switch circuit 300
drain to source (punch through)	$< (V_H - V_{DD} + V_{tn})$ for nMOS $> - (V_H - V_{DD} + V_{tp})$ for pMOS	$< (V_H - V_M + V_{tn})$ for nMOS $> - (V_H - V_M + V_{tp})$ for pMOS
drain to gate (gated breakdown)	$V_H - V_{DD}$ for nMOS $- (V_H - V_{DD})$ for pMOS	$V_H - V_M$ for nMOS $- (V_H - V_M)$ for pMOS

FIG. 5A

502 ~

Stress Voltage	Switch circuit 100	Switch circuit 300
drain to source (punch through)	$< 11.7V$ for nMOS $> -11.7V$ for pMOS	$< 7.0V$ for nMOS $> -7.0V$ for pMOS
drain to gate (gated breakdown)	$11.2V$ for nMOS $-11.2V$ for pMOS	$6.5V$ for nMOS $-6.5V$ for pMOS

FIG. 5B




FIG. 6B




FIG. 6A